NASA is developing technology for 64-ary PPM using relatively large PPM time slots (10 ns) and relatively simple electronic-based receiver logic. In this paper we describe photonics-based receiver options for the case of much higher data rates and inherently shorter decision times. The receivers take the form of virtual (array or quadrant) arrays with associated comparison tests. Previously we explored this concept for 4-ary and 16-ary PPM at data rates of up to 10 Gb/s. The lessons learned are applied to the case of 64-ary PPM at 1.25 Gb/s. Various receiver designs are compared, and the optimum design, based on virtual arrays, is evaluated using numerical simulations.
INTRODUCTION
PPM signaling has the advantages of M-ary signaling with power efficiency and use of direct detection receivers [1] [2] [3] . Currently, NASA is developing technology to implement 64-ary PPM 4 , but it uses relatively large time slots (10 ns) so that the PPM slot decision can be processed by relatively simple (and low bandwidth) electronic receiver logic. In this paper we explore receiver options for the case of higher transmission rates (> 1Gb/s), which are accompanied by inherently shorter PPM slot times, require faster decision times, and conceivably place greater demands on the receiver's electronic bandwidth. For these cases, we have been exploring decision aids in the form of a virtual array receiver, where optical processing incorporated into the slot comparison tests alleviates the bandwidth demands on the electronics. In a virtual array receiver, M optical copies of a received PPM frame are incrementally delayed and uniquely combined so that all slots within the frame are presented simultaneously to the final electronic decision logic, a form of time-tospace mapping. The net result allows the decision logic to operate at the frame rate, rather than the slot rate. Designs for simpler 4-ary 5 and 16-ary 6 PPM virtual receivers have been captured with numerical simulations for input data rates of up to 10 Gb/s. These have yielded symbol error rate calculations that take the form of constellation plots. A hardware demonstration of 4-ary PPM at 1.25 Gb/s has also been demonstrated 7 . Now, the lessons learned from these examples are applied to the case of 64-ary PPM at > 1 Gb/s. To begin, we first present a suitable implementation for a PPM encoder that compliments the receivers that will be discussed. Afterwards, the paper compares various receiver options, especially virtual quadrant receivers and virtual array receivers, focusing on their different methods of performing timeto-space mapping and their associated control laws and comparison tests. A feasible implementation of a virtual array receiver is proposed and captured using numerical simulations.
PPM ENCODING
Before discussing receiver designs for >1 Gb/s 64-ary PPM, it is appropriate to first consider techniques for encoding (transmitting) PPM signals. Similar to the receivers, PPM encoders at higher data rates likewise face electronic bandwidth limitations as the data rate increases. It is therefore beneficial to incorporate optical components into their design to relieve the bandwidth requirements. One such design is proposed here. In general, the PPM pulse encoder maps an inputted data sequence to one of M contiguous, non-overlapping pulse positions that constitute a data frame, where the frames themselves are contiguous but may include a guard time for synchronization purposes. The data sequence consists of N=log 2 (M) bits and its numerical value may be expressed as
where a i is the transmitted binary symbol (0,1) in the sequence. If K is made to correspond to the number of unit pulse shifts (0 to M-1) applied to the incoming pulse, then the encoder may be implemented using a sequence of serial switches and parallel delay lines, as illustrated in Figure 1 for M=64. The figure depicts discrete components and assumes an external mode-locked laser source, but eventually a planar lightwave circuit (PLC) implementation should be incorporated to reduce its dimensions, minimize insertion losses, and achieve the precision required for the various stages. In Figure 1 , each switch is a dual output Mach-Zehnder Interferometer (MZI) modulator controlled by the data bit a i . The value of a i determines whether the pulse is sent through a delay line containing a relative delay of either 0 or 2 i . For M=64 at 1.25 Gb/s (1 Gb/s with 8B/10B line coding), six such modulator/delay line pairs are required, with PPM frame times of 4800 ps and slot times of 75 ps. Each modulator is driven by the bits of the demultiplexed input bit sequence at a rate of 208.33 MHz, and each parallel delay line can apply a delay of 2 i x 75 ps. The required input pulse train for the encoder must have pulse widths of <75 ps to fit within the slots and a repetition rate of 208.33 MHz to correspond to the frame size. Using Eqn.
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PPM RECEIVER OPTIONS
The previous section showed that there is a unique way of defining the PPM pulse position corresponding to an input data sequence for any M. This leads to a straightforward way of defining the architecture for the PPM encoder. Unfortunately, the architecture for the PPM decoder/receiver is not as obvious, especially as M gets large and/or the input data rate gets high (> 1 Gb/s). In this section we'll describe a few options for PPM receiver architectures, and then focus on a virtual array receiver, the optimum design from the viewpoint of minimal electronic bandwidth requirement, reduced complexity (especially photodetector count), and growth potential to higher M and input data rates.
The point of departure is the traditional PPM receiver that uses a single detector to sequentially sample all M slots 1 . It is followed by logic-based decision circuitry to determine which slot contains the pulse, and that slot estimate converts to an output data sequence by means of look-up tables. As previously stated, this technique requires the detector and subsequent electronics to operate at the slot rate, and thus this option becomes increasingly difficult to implement at higher M and data rates due to electronic bandwidth limitations. At the other extreme, it is conceivable to have a PPM receiver that employs an M detector array, where each slot of the frame is time-to-space or time-to-space-to-frequency 8 mapped into its own detector, as shown in Figure 3a . Subsequent logic and look-up tables then determine the most likely occupied slot and converts it into a data sequence. This technique uses an initial 1:M optical splitter that provides the incoming frame to each detector. The detectors sample incoming frames simultaneously, and thus each frame is incrementally delayed so that each detector samples a different slot of the frame, designated [s0, …, s(M-1)], during the sample time. In this way, only the detector and sampler of the receiver need to operate at the slot rate. All subsequent components, including the decision logic, need only operate at the frame rate. Furthermore, if an optical gate 9 (not shown) can be incorporated before the detectors, then the detector and all subsequent electronics can operate at the frame rate. The reduced bandwidth demands comes at the expense of requiring a large number of discrete detectors. In fact, as many as 2M detectors has been suggested for a proposed time-to-frequency-to-space mapping scheme for 100 Gb/s PPM. 8 The next receivers discussed seek to minimize the detector count. Analogous to laser spot tracker concepts, the virtual quadrant and array receivers employ optical processing that perform decision schemes or control laws, mapping the slots into a virtual array to estimate the occupied slot. The virtual quadrant receiver (Figure 3b ) is an extension of time-to-space mapping that has been demonstrated in hardware for 4-ary PPM at 1.25 Gb/s for optical fiber communications 7 . Similar to the M-arrayed detector architecture, optical splitters and delay lines are used to copy and delay the incoming frame, with the intention of having a detector array that samples all slots simultaneously. The key difference is that a comparison test, or control law, implemented in the optical domain is now employed to aid the slot decision. The law used in the 4-ary case is given as
where sK denotes the slot that will be sampled by the detector. As can be followed after the first four splitter outputs in Figure 3b (marked s0 to s3), optical combiners perform the control law addition while two differential detectors perform subtraction. The differential detectors outputs, x 0 and y 0 , can then be plotted onto a coordinate system where each quadrant represents a slot position. The 64-ary PPM implementation merely applies the same control law on subsets of the slots, with the resulting time-to-space mapping shown in Figure 4a . Each encircled 2x2 cell array represents the basic mapping for 4-ary PPM applied to all 64 slots (four slots for each cell). Subsequent electronics following the differential receiver pairs could then determine which cell and slot contained the pulse. The overall advantage gained from using the control law is the minimization of required detectors. The virtual quadrant receiver requires a total of 32 differential detectors, two for each of the sixteen cells, a twofold improvement over the M detector arrayed receiver.
The virtual array receiver further minimizes the detector count. These receivers map the slots into a √Mx√M array as illustrated in Figure 4b . Then, one need only to find the coordinates of the cell that has the highest energy in it to determine the occupied slot. The control laws for determining the coordinates are summarized in Table II , where rows (and columns) are grouped into pairs. Slot addition and subtraction are again performed respectively using optical combiners and differential receivers. A total of √M laws produce normalized output given as 1, -1, or 0 (if neither row is occupied). This procedure gives the row and column coordinates of the cell containing the highest energy and can be used in conjunction with look-up tables to identify the transmitted bit sequence. The total number of detectors for the virtual array receiver is only √M=8, substantially less required than the M detector array or virtual quadrant receivers; it therefore represents the optimal solution. 
VIRTUAL ARRAY RECEIVER ARCHITECTURE AND NUMERICAL SIMULATIONS
This section further evaluates the virtual array receiver design using numerical simulation. A feasible virtual array receiver architecture is shown in Figure 5 utilizing planar lightwave circuits (PLCs). The splitting stage cascades a 1:2 splitter and two 1:32 splitters, creating 64 copies of the input. Each copy is designated to represent a slot of the frame, and a subsequent delay line array synchronizes the images so that all of the slots are temporally aligned. The slotsynchronized images are further split in order to provide inputs to the row and column processing defined in Table II . Note that erbium doped waveguide amplifiers (EDWAs) 10 are placed between the splitting cascades. These are critical for minimizing insertion losses and enable the large splitting ratio. The design does not yet incorporate optical gates, as 64-ary PPM at 1.25 G5 Gb/s corresponds to a 13.3 GHz slot rate, falling within the specification of many detectors.
The architecture in turn is captured using RSoft's OptSIM, as driven by the PPM transmitter in Figure 1 under a back-toback configuration. The EDWAs are modeled after those used in 4-ary PPM virtual array receiver demonstrations, with a small signal gain of 20 dB, saturation power at 10 dBm, and noise figure of 7 dB. The total insertion loss from the input to a differential detector is 12 dB, considering splitting and combining losses and EDWA gain. The differential detectors are modeled off of u 2 t BPRV2123 43 Gb/s DPSK balanced photoreceivers which have a 22 GHz 3dB cutoff bandwidth. A total of 15240 bits are encoded into 2540 PPM symbols and sent into the receiver at -10 dBm input power. The photodetector sampled outputs produced by the simulation are then processed with Matlab to map the slot decision into an array that resembles a constellation plot, as shown in Figure 6a . Variances from the center of each array cell arise from noise contributed by the EDWA amplified spontaneous emission, detector thermal noise, and detector shot noise. None of the sampled output points cross into another cell, indicating that no errors occur for the transmitted symbols. Lowering the input power to the receiver to -11 dBm yields the result in Figure 6b , where 32 symbol errors occur, as indicated by the sample points that cross into other cells. It is interesting to note that errors do not gradually exceed the cell boundaries, but instead completely leap into another cell when an incorrect decision is made. The overall result indicates that the sensitivity of the virtual array receiver is near -10 dBm for this particular architecture. The result can be expected to improve with incorporation of forward error correction encoding and decoding, respectively performed before the PPM encoder and after the PPM decoder. 
REMARKS AND CONCLUSIONS
We have described methods for transmitting (encoding) and receiving 64-ary PPM at 1.25 Gb/s An algorithm for transforming any transmitted bit sequence to an equivalent pulse position in a PPM frame has been given, and this algorithm translates to an architecture consisting of a unique set of dual output switches and delays for any bit sequence length and transmitted bit rate. A corresponding PPM receiver architecture is less straightforward to determine, and several options have been discussed. The optimal design, the virtual array receiver, is based on √M differential receivers for the case of M-ary PPM. With incorporation of optical gating, the outputs can be sampled at the frame rate, alleviating the bandwidth requirement on the electronics. Its associated control laws give estimates of the best-fit row and column coordinates corresponding to the slot position. Associated look up tables then interpret the input bit sequence. The actual receiver implementation can be based on PLCs incorporating EDWA technology, and a sample implementation has been numerically simulated. It can be shown that error-free symbol and error rates can be achieved for the given sample inputs. Future work involves combining all of these concepts and architectures into compact, integrated subassemblies.
